 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Sept. 1995 Edition 4.0a DATA SHEET MB507 1.6GHz TWO MODULUS PRESCALER 1.6GHz TWO MODULUS PRESCALER The Fujitsu MB507 is a 1.6GHz two modulus prescaler used with a frequency synthesizer to form a Phase Locked Loop (PLL). It will divide the input frequency by the modulus of 128/129 or 256/257 and has an output level of 1.6V peak to peak on ECL level. FEATURES S High Frequency Operation S Power Dissipation S Pulse Swallow Function S Wide Operation Temperature S Stable Output Amplitude -40C to +85C VOUT = 1.6Vp-p 1.6GHz max. 90mW typ. PLASTIC PACKAGE DIP-08P-M01 PLASTIC PACKAGE FPT-08P-M01 S Complete PLL synthesizer circuit with the Fujitsu MB87001A, PLL synthesizer IC S Package Standard 8-pin Dual-In-Line Package (Suffix: -P) Standard 8-pin Flat Package (Suffix: -PF) PIN ASSIGNMENT ABSOLUTE MAXIMUM RATINGS (See Note) Rating Supply Voltage Input Voltage Output Current Storage Temperature Note: IN 1 2 TOP VIEW 3 4 8 7 6 5 IN NC MC GND Symbol VCC VIN IO TSTG Value -0.5 to +7.0 -0.5 to VCC 10 -55 to +125 Unit V V mA C VCC SW OUT Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Copyright E 1995 by FUJITSU LIMITED and FUJITSU MICROELECTRONICS MB507 DQ Input Buffer IN IN DQ C DQ CM C SW DQ CQ DQ CQ DQ CQ DQ CQ DQ CQ DQ SW CQ Output Buffer OUT MC SW H MB507 H L L Note: MC H L H L Divide Ratio 1/128 1/129 1/256 1/257 SW: H = VCC, L = open MC: H = 2.0V to VCC, L = GND to 0.8V Figure 1. MB507 Block Diagram PIN DESCRIPTION Pin Number 1 2 3 4 5 6 7 8 Symbol IN VCC SW OUT GND MC NC IN Input DC Supply Voltage Divide Ratio Control Input Selecting Divide Ratio (See Divide Ratio Table) Output Ground Modulus Control Input (See Divide Ratio Table) No Connection Complementary Input Function 2 MB507 RECOMMENDED OPERATING CONDITIONS Value Parameter Supply Voltage Output Current Ambient Temperature Load Capacitance Symbol Min. VCC IO TA CL -40 4.5 Typ. 5.0 1.2 +85 12 Max. 5.5 V mA C pF Unit ELECTRICAL CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted.) Value Parameter Supply Curent Output Amplitude Input Frequency Input Signal Amplitude High Level Input Voltage for MC Input Low Level Input Voltage for MC Input High Level Input Voltage for SW Input Low Level Input Voltage for SW Input High Level Input Current for MC Input Low Level Input Current for MC Input Modulus Set-up Time MC to OUT Note: *Design Guarantee Symbol ICC VO fIN PIN VIHM VILM VIHS* VILS IIHM IILM tSET Conditions Min. Typ. 18 1.0 with input coupling capacitor 1000pF 100 -4 2.0 1.6 1600 10 Max. Unit mA Vp-p MHz dBm V V VCC -0.1 VCC Open VCC +0.1 V V 0.4 -0.2 18 28 mA mA ns VIH = 2.0V VIL = 0.8V 1.6GHz Operation 3 MB507 VCC = +5.0V + 10% Sampling scope input point for input waveform VCC C1 P.G. 50 C2 IN IN MC GND OUT SW C3 Sampling scope prober point for output waveform RL CL MC Input C1 : 1000pF C2 : 1000pF C3 : 0.1F CL : 12pF (including scope and jig capacitance) RL : 2K Figure 2. Test Circuit TIMING CHART (2 MODULUS) Example: Divide ratio = 128/129 128 IN 129 64 OUT 64 64 64 64 64 64 65 64 64 65 64 65 64 64 MC tSET tSET Note: When divide of 129 is selected, positive pulse is applied by one to 65. The typical set up time is 18 ns from the MC signal input to the timing of change of prescaler divide ratio. 4 MB507 MINIMUM INPUT SIGNAL AMPLITUDE (mVp-p) 700 600 500 400 300 200 100 VCC = 5.0V TA = 25C 10 20 50 100 200 500 1000 2000 INPUT FREQUENCY (MHz) Figure 3. Input Signal Amplitude vs. Input Frequency C1 VCC C2 X1 12K VCC VCC 10K VSX (Max. 8V) 16 15 14 13 12 11 10 9 MB 87001A 0.047F 12K VCO OUTPUT 1 234 56 78 100K 33K VCC 10K Data Clock LE 47K 47K 47K 1000pF 1000pF 8 7 6 5 MB 507 VCC 1 2 3 4 X1 VCC VSX C1, C2 : : : : 12.8MHz X'tal 5V + 10% 8V max. depends on crystal oscillator 1000pF 1000pF 2.2K Lock Det. 10K Figure 4. Typical Application Example 5 MB507 PACKAGE DIMENSIONS (Suffix: P) 8-LEAD PLASTIC DUAL IN-LINE PACKAGE (CASE No: DIP-08P-M01) ) .016 .370 - .012 ) 0.40 9.40 - 0.30 15 MAX INDEX .244+.010 (6.20+0.25) .300(7.62) TYP ) .012 .039 - 0 ) 0.30 0.99 - 0 ) .014 .035 - .012 ) 0.35 0.89 - 0.30 ) .012 .060 - 0 ) 0.30 1.52 - 0 .010+.002 (0.25+0.05) .172(4.36) MAX .020(0.51) MIN .100(2.54) TYP .018+.003 (0.46+0.08) .118(3.00) MIN (c) 1988 FUJITSU LIMITED D08006S-2C DImensions in inches (millimeters) 6 MB507 PACKAGE DIMENSIONS (Suffix: PF) 8-LEAD PLASTIC FLAT PACKAGE (CASE No: FPT-08P-M01) ) .010 .250 - .008 ) 0.25 6.35 - 0.20 .089(2.25) MAX (SEATED HEIGHT) .002(0.05) MIN (STAND OFF) INDEX .307+.016 (7.80+0.40) .209+.012 (5.30+0.30) ) .016 .268 - .008 ) 0.40 6.80 - 0.20 .020+.008 (0.50+0.20) .050(1.27) TYP .150(3.81) REF "A" Details of "A" part .008(0.20) .018+.004 (0.45+0.10) .005(0.13) M ) .002 .006 - .001 ) 0.05 0.15 - 0.02 .004(0.10) .020(0.50) .007(0.18) MAX .027(0.68) MAX (c) 1988 FUJITSU LIMITED F08002S-3C DImensions in inches (millimeters) All Rights Reserved. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu. 7 MB507 FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED International Marketing Div. Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 3216-3211 Telex: 781-2224361 FAX: (03) 3215-0662 North and South America FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: 408-922-9000 FAX: 408-432-9044 Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10, 6072 Dreieich-Buchschlag, Germany Tel: (06103) 690-0 Telex: 411963 FAX: (06103) 690-122 Asia FUJITSU MICROELECTRONICS ASIA PTE LIMITED 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 0719 Tel: 336-1600 Telex: 55573 FAX: 336-1609 (c)FUJITSU LIMITED 1990 Printed in Japan PV0026-904A4 8 |
Price & Availability of MB507
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |